Home
Course
Physical Design
Verification
Embedded Systems
Services
Physical Design
Verification
Embedded Systems
Software
About Us
Contact
Physical Design
Home/Course/Physical Design
Course Content
RTL � Quality Analysis
Synthesis and Scan Insertion
Logic Equivalence Checking
Library Preparation
Floor Planning
Placement and Scan
Clock Tree Synthesis
Routing, Extraction, LVS, DRC
Static Timing Analysis ( STA )
Engineering Change Order ( ECO )
Course Duration: 4 months